If this is your first visit, be sure to
check out the FAQ by clicking the
link above. You may have to register
before you can post: click the register link above to proceed. To start viewing messages,
select the forum that you want to visit from the selection below.
PCI-SIG announced the availability of the PCI Express Base 2.0 specification on 15 January 2007. The PCIe 2.0 standard doubles the per-lane throughput from the PCIe 1.0 standard's 250 MB/s to 500 MB/s. This means a 32-lane PCI connector (x32) can support throughput up to 16 GB/s aggregate. The PCIe 2.0 standard uses a base clock speed of 5.0 GHz, while the first version operates at 2.5 GHz.
PCIe 2.0 motherboard slots are backward compatible with PCIe v1.x. PCIe 2.0 cards have good backward compatibility, new PCIe 2.0 graphics cards are compatible with PCIe 1.1 motherboards, meaning that they will run on them using the available bandwidth of PCI Express 1.1. Overall, graphic cards or motherboards designed for v 2.0 will be able to work with the other being v 1.1 or v 1.0.
The PCI-SIG also said that PCIe 2.0 features improvements to the point-to-point data transfer protocol and its software architecture.
In June 2007 Intel released the specification of the Intel P35 chipset which does not support PCIe 2.0 only PCIe 1.1. Some people may be confused by the P35 block diagram which states the Intel P35 has a PCIe x16 graphics link (8 GB/s) and 6 PCIe x1 links (500 MB/s each). For simple verification one can view the P965 block diagram which shows the same number of lanes and bandwidth but was released before PCIe 2.0 was finalized. Intel's first PCIe 2.0 capable chipset was the X38 and boards began to ship from various vendors (Abit, Asus, Gigabyte) as of October 21, 2007. AMD started supporting PCIe 2.0 with its RD700 chipset series and nVidia started with the MCP72. The specification of the Intel P45 chipset includes PCIe 2.0.
PCI Express 2.1
PCI-E 2.1 supports a large proportion of the management and support/troubleshooting systems that will be fully implemented in PCI-E 3.0, but it runs at a PCI 2.0 link speed.
PCI Express 3.0
In August 2007, PCI-SIG announced that PCI Express 3.0 will carry a bit rate of 8 gigatransfers per second. The spec will be backwards-compatible with existing PCIe implementations and a final spec is due in the second quarter of 2010. New features for PCIe 3.0 specification include a number of optimizations for enhanced signaling and data integrity, including transmitter and receiver equalization, PLL improvements, clock data recovery, and channel enhancements for currently supported topologies.
Following a six-month technical analysis of the feasibility of scaling the PCIe interconnect bandwidth, PCI-SIG's analysis found out that 8 gigatransfers per second can be manufactured in mainstream silicon process technology, and can be deployed with existing low-cost materials and infrastructure, while maintaining full compatibility (with negligible impact) to the PCIe protocol stack.
PCIe 2.0 delivers 5 GT/s but employed an 8b/10b encoding scheme which took 20 percent overhead on the overall raw bit rate. By removing the requirement for the 8b/10b encoding scheme, and replacing it with a 128b/130b encoding scheme with only ~1.5 percent overhead, PCIe 3.0's 8 GT/s bit rate effectively delivers double PCIe 2.0 bandwidth. According to an official press release by PCI-SIG on 8 August 2007:
"The final PCIe 3.0 specifications, including form factor specification updates, may be available by late 2009, and could be seen in products starting in 2010 and beyond."
As of August, 2009, the release of the final specifications has been delayed until Q2 2010. PCI-SIG expects the PCIe 3.0 specifications to undergo rigorous technical vetting and validation before being released to the industry. This process, which was followed in the development of prior generations of the PCIe Base and various form factor specifications, includes the corroboration of the final electrical parameters with data derived from test silicon and other simulations conducted by multiple members of the PCI-SIG.
intinya semakin ke atas serinya kecepatannya jg semakin meningkat. masing2 board mempunyai versi slot pcie beda2, biasanya board2 yg baru & gahar pake teknologi pcie versi paling baru, tapi misalnya vga-nya sudah versi pcie 2.0 tetep bisa dipasang di mobo yg slot vga-nya masih versi 1.0 dengan konsekuensi sedikit penurunan performa
bedanya tergantung VGA yg mau dipake.. yg jelas antara pci-e 1.0 ma yg 2.0 g bakal kerasa.. karena kenaikan trasfernya dari g kerasa.. itung ajah.
pci-e 1.0 yg 16x250. dengan clock 2.5ghz
pci-e 2.0 yg 16x250 tp clocknya 5.0ghz..
g bakal kerasa.. yg pasti yg beda ituh dukungan linenya, kalo 1.0 cm 32line, jd kalo mau pake vga dengan CF ato SLO, vga ke2 bkal kena penalti yg gde bgt..
kalo pci-e 2.0 bs mpe 48line, jd antara vga pertama ma ke dua, g ada perbedaan kinerja..
sedangkan pci-e 3.0.. dukung line lebih banyak, dan punya frequensi lbh tinggi trus punya data trasfer yg lbh cpt. tp ini baru draft dari AMD. jd paling kluar 2-3thn lg...
yg pasti smua yg pke pci-e card bs di colok tanpa ada masalah dan penalti, kec pci-e 3.0